

Simulation of electric properties of MFIS capacitor with BNT ferroelectric thin film using Silvaco/Atlas

ZHENG Xue-jun(郑学军), ZHANG Jun-jie(张俊杰), ZHOU Yi-chun(周益春),
TANG Ming-hua(唐明华), YANG Bo(杨博), CHEN Yi-qiang(陈义强)

1. Faculty of Materials, Optoelectronics & Physics, Xiangtan University, Xiangtan 411105, China;
2. Key Laboratory of Low Dimensional Materials & Application Technology,
Ministry of Education, Xiangtan University, Xiangtan 411105, China

Received 15 July 2007; accepted 10 September 2007

Abstract: Metal-ferroelectric-insulator-silicon (MFIS) capacitors with $\text{Bi}_{3.15}\text{Nd}_{0.85}\text{Ti}_3\text{O}_{12}$ (BNT) ferroelectric thin film were simulated using a commercial software Silvaco/Atlas, and the effects of applied voltage and insulator layer on capacitance-voltage (C-V) hysteresis loops and memory windows were investigated. For the MFIS capacitors with CeO_2 insulator, with the increase of applied voltage from 2 V to 15 V, the C-V loops become wider and memory windows increase from 0.15 V to 1.27 V. When the thickness of CeO_2 layer increases from 1 nm to 5 nm at the applied voltage of 5 V, the C-V loops become narrower and the memory windows decrease from 1.09 V to 0.36 V. For MFIS capacitors with different insulator layers (CeO_2 , HfO_2 , Y_2O_3 , Si_3N_4 and SiO_2), the high dielectric constants can make the C-V loops wider and improve the capacitor's memory window. The simulation results prove that Silvaco/Atlas is a powerful simulator for MFIS capacitor, and they are helpful to the fabrication of MFIS nonvolatile memory devices.

Key words: MFIS; BNT ferroelectric thin film; memory window; Silvaco/Atlas

1 Introduction

Recently, ferroelectric memory field effect transistors (FEMFETs) with a metal-ferroelectric-insulator-silicon (MFIS) structure have emerged as promising nonvolatile memory devices due to their attractive properties such as nondestructive readout operation, low power consumption and high switching speed[1]. However, before they can be utilized, the electric properties of MFIS capacitors such as capacitance-voltage (C-V) characteristic and memory window need to be better understood[2]. Experimentally, there are many studies on the optimization of MFIS capacitors with different ferroelectric and insulator layers, and the electric properties are also investigated[3-4]. The 2-dimensional (2D) device simulator Silvaco/Atlas can be successfully used to simulate the electric properties of MFIS capacitors composed of n-type doped polysilicon, PZT thin film, SiO_2 insulator layer, and

silicon substrate[5]. As far as we know, the electric properties simulation of MFIS capacitor with lead-free ferroelectric thin film with a bismuth-layered perovskite structure is rarely reported, although the electric properties such as the C-V characteristics and memory window are very significant for ferroelectric memory devices.

In this work, the simulation of electric properties of MFIS capacitor with $\text{Bi}_{3.15}\text{Nd}_{0.85}\text{Ti}_3\text{O}_{12}$ (BNT) thin film was performed. The effects of applied voltage and insulator layer thickness on C-V characteristics and memory windows were investigated for the CeO_2 insulator layer. The insulator layer material (CeO_2 , HfO_2 , Y_2O_3 , Si_3N_4 and SiO_2) dependence of electric properties of MFIS capacitor was also investigated via the variations of dielectric constants and applied voltages.

2 Methodology

2.1 Detail of MFIS capacitor structure

Foundation item: Projects (10472099, 0672139) supported by the National Natural Science Foundation of China; Project (207079) supported by Key Project of Ministry of Education of China; Project (05FJ2005) supported by Key Project of Scientific and Technological Department of Hunan Province; Project(06A072) supported by Key Project of Education Department of Hunan Province

Corresponding author: ZHENG Xue-jun; Tel: +86-732-8292468; E-mail:zhengxuejun@xtu.edu.cn

Schematic illustration of a MFIS capacitor structure is shown in Fig.1. The length and width are 2 μm and 1 μm , respectively, and the thickness of BNT ferroelectric layer is 200 nm. The thicknesses of metal electrode and substrate are not considered for the n-type doped polysilicon and the p-type doped silicon according to the Silvaco/Atlas instruction. To investigate the insulator layer thickness dependence of electric properties for MFIS capacitor, the insulator thickness increases from 1 nm to 5 nm. Relative parameters are listed in Table 1[4, 6-9].




Fig.1 Schematic illustration of MFIS capacitor structure

Table 1 Device parameters used in simulation

Parameter	Definition	Value
$P_r/(\mu\text{C}\cdot\text{cm}^{-2})$	Remnant polarization of BNT thin film	26
$P_s/(\mu\text{C}\cdot\text{cm}^{-2})$	Spontaneous polarization of BNT thin film	32
$E_c/(\text{kV}\cdot\text{cm}^{-1})$	Coercive field of BNT thin film	60
ϵ_f	Dielectric constant of ferroelectric layer	350
ϵ_{SiO_2}	Dielectric constant of SiO_2	3.9
$\epsilon_{\text{Si}_3\text{N}_4}$	Dielectric constant of Si_3N_4	7.9
ϵ_{HfO_2}	Dielectric constant of HfO_2	22
ϵ_{CeO_2}	Dielectric constant of CeO_2	28
$\epsilon_{\text{Y}_2\text{O}_3}$	Dielectric constant of Y_2O_3	18
t_f/nm	Thickness of ferroelectric film	200
N_a/cm^{-3}	Substrate doping concentration	10^{16}

2.2 Operation of Silvaco/Atlas software

Silvaco/Atlas consists of many models with different functions. FERRO and S-Pisces models are used. In order to consider the saturated and unsaturated polarization behavior of ferroelectric material under different conditions, the FERRO and UNSAT.FERRO models are based on the ferroelectric permittivity theoretical model proposed by Miller in Silvaco/Atlas[5, 10]. To obtain C-V hysteresis loops of MFIS capacitor under high frequency (1 MHz), the FERRODAMP

parameter in FERRO model is used to illustrate the effect of the polarization of dielectric permittivity, and it is determined as 0 by analogy with the simulation[11]. Considering the work-functions of BNT thin film, semiconductor substrate and metal electrode, the contacts are set to be Schottky for the top electrode and Ohm for the bottom electrode[12]. There is Brew's charge sheet model in S-Pisces. Combined with Brew's charge sheet model and Miller's ferroelectric permittivity model, Silvaco/Atlas can be used to predict the electric properties of MFIS capacitor[11]. The model used in Silvaco/Atlas is modified from Miller's model, which can fit well with experimental data while the ferroelectric material is saturated[10]. However, if the ferroelectric material is unsaturated, the ability of this model to predict the ferroelectric behavior is poor, especially for MFIS structure[13].

3 Results and discussion

3.1 Effect of applied voltage on electric properties

The C-V characteristics and memory windows of MFIS capacitor with CeO_2 insulator layer at various applied voltage are shown in Fig.2. The thickness of CeO_2 layer is 1 nm. The inset shows the corresponding memory window as a function of applied voltage. In Fig.2, there are a flat band voltage shift and clockwise hysteresis loops, which is induced by the ferroelectric polarization[14]. The C-V loops become wider with the increase of applied voltage. The memory window is defined as the difference of the flat band voltage shift during the voltage sweeping[15]. From the inset of Fig.2, the memory window increases with the increase of applied voltage and reaches the saturated value of 1.27 V at the applied voltage of 8 V.




Fig.2 C-V characteristics of MFIS capacitor with CeO_2 insulator and BNT ferroelectric layers at various applied voltage (Inset shows corresponding memory window as function of applied voltage)

3.2 Effect of insulator layer thickness on electric properties

Fig.3 indicates the C-V characteristics and memory windows of MFIS capacitors with the different thicknesses of CeO_2 insulator at the applied voltage of 5 V. When the insulator thickness increases from 1 nm to 5 nm, the C-V loops become narrower and the memory windows decrease from 0.92 V to 0.31 V. They are consistent with the conventional effect of insulator thickness on electric characteristic of the MFIS capacitor[16]. The results can be understood from the relationship between the effective electric field in the ferroelectric layer and the insulator thickness. The effective electric field in the ferroelectric layer can be expressed as[17]

$$E_f = \left(\frac{\varepsilon_i}{\varepsilon_f d_i + \varepsilon_i d_f} \right) V_G \quad (1)$$

where V_G is the applied voltage; d_f and d_i represent film thicknesses of the ferroelectric and insulator layers, and ε_f and ε_i are the dielectric constants. Obviously, E_f decreases with the increase of insulator layer thickness, and this will result in the decrease of memory window[6]. Therefore the memory window decreases with the increase of insulator thickness (see the inset of Fig.3).




Fig.3 C-V characteristics of MFIS capacitors with different thicknesses of CeO_2 insulator layer (Inset shows corresponding memory window as function of insulator thickness)

3.3 Effect of insulator layer materials on C-V characteristics

Fig.4 shows the C-V characteristics of MFIS capacitors with different insulator layers CeO_2 , HfO_2 , Y_2O_3 , Si_3N_4 and SiO_2 , and the inset is the corresponding memory window. The insulator layer thicknesses of them are all 1 nm, and the applied voltage is 5 V. According to Fig.4 and Table 1, the C-V loops of the MFIS capacitor become wider with the increase of dielectric constant. The memory window of MFIS capacitor with CeO_2

insulator layer is 1.09 V, but the memory window is only 0.36 V for SiO_2 insulator layer. In Eqn.(1), the insulator layer with high dielectric constant ε_i will cause a higher E_f . When E_f increases, the memory window of MFIS capacitor increases[6]. Therefore the memory window increases with the increase of dielectric constant (see the inset of Fig.4).




Fig.4 C-V characteristics of MFIS capacitors with different insulator layers (Inset shows corresponding memory window as function of relative dielectric constant of insulator layer)

3.4 Effect of insulator layer materials on memory windows

Fig.5 shows the memory window of MFIS capacitors with CeO_2 , HfO_2 , Y_2O_3 , Si_3N_4 and SiO_2 insulator layers as the function of applied voltage. The memory windows of MFIS capacitors with CeO_2 and HfO_2 insulator layers are saturated at applied voltage of 7 V, whereas for MFIS capacitors with Si_3N_4 and SiO_2 insulator layers, the memory windows are still unsaturated even at applied voltage of 15 V. This means that at the same insulator thickness, the insulator layer with high dielectric constant can make the memory




Fig.5 Memory windows of MFIS capacitors with different insulator layer as function of applied voltage

window of MFIS capacitor saturate at a lower applied voltage. This will reduce the operation voltage of the MFIS capacitor and make the device more compatible with the modern integrated circuit techniques[18].

4 Conclusions

1) The electric properties of MFIS capacitor with BNT ferroelectric thin film and various insulator layers are simulated using the 2D device simulator Silvaco/Atlas.

2) The increase of applied voltage, the decrease of insulator thickness and the enhancement of dielectric constant of insulator layer will improve the memory window of MFIS capacitor.

3) A balance should be chosen among the applied voltage, the thickness of the insulator layer and the dielectric constant of the insulator. The results will be helpful to the fabrication of MFIS nonvolatile memory devices.

References

- [1] SCOTT J F, ARAUJO C A. Ferroelectric memories[J]. *Science*, 1989, 246(4936): 1400–1405.
- [2] CHANG C Y, TREVOR P J, JOSEPH Y L. Fabrication and characterization of metal-ferroelectric ($PbZr_{0.53}Ti_{0.47}O_3$)-insulator (Dy_2O_3)-semiconductor capacitors for nonvolatile memory applications[J]. *Appl Phys Lett*, 2006, 88: 072917–1–3.
- [3] CHOI T, KIM Y S, YANG C W, LEE J. Electrical properties of $Bi_{3.25}La_{0.75}Ti_3O_{12}$ thin films on Si for a metal-ferroelectric-insulator-semiconductor structure[J]. *Appl Phys Lett*, 2001, 79(10): 1516–1518.
- [4] ZHANG S T, ZHANG X J, CHENG H W, CHEN Y F, LIU Z G, MING N B. Enhanced electrical properties of c-axis epitaxial Nd-substituted $Bi_4Ti_3O_{12}$ thin films[J]. *Appl Phys Lett*, 2003, 83(21): 4378–7380.
- [5] SILVACO International. Simulation standard[EB/OL]. <http://www.silvaco.com>, 1996.
- [6] KIM Y T, SHIN D S. Memory window of Pt/ $SrBi_2Ta_2O_9$ / $CeO_2/SiO_2/Si$ structure for metal ferroelectric insulator semiconductor field effect transistor[J]. *Appl Phys Lett*, 1997, 71(24): 3507–3509.
- [7] RAGESH P, MONICA S, JANE P C. Electrical characteristics of postdeposition annealed HfO_2 on silicon[J]. *Appl Phys Lett*, 2005, 86: 202902–1–3.
- [8] TEOWEE G, MCCARTHY K C, MCCARTHY F S, BUKOWSKI T J. Preparation and characterization of sol-gel derived Y_2O_3 thin films[J]. *Journal of Sol-Gel Science and Technology*, 1998, 13(1/3): 895–898.
- [9] YOON D S, ROH J S, LEE S M, BAIK H K. Alteration for a diffusion barrier design concept in future high-density dynamic and ferroelectric random access memory devices[J]. *Progress in Materials Science*, 2003, 48: 275–371.
- [10] MILLER S L, MCWHORTER P J. Physics of the ferroelectric nonvolatile memory field effect transistor[J]. *J Appl Phys*, 1992, 72(12): 5999–6010.
- [11] SILVACO International. Atlas user's manual[EB/OL]. <http://www.silvaco.com>, 2004.
- [12] SU Y D, SU W C, LEE J Y. The characterization of retention properties of metal-ferroelectric ($PbZr_{0.53}Ti_{0.47}O_3$)-insulator (Dy_2O_3 , Y_2O_3)-semiconductor devices[J]. *Microelectronics Reliability*, 2007, 47(4/5): 619–622.
- [13] LUE H T, WU C J, TSENG T Y. Device modeling of ferroelectric memory field-effect transistor (FeMFET)[J]. *IEEE Transactions on Electron Devices*, 2002, 49(10): 1790–1798.
- [14] KUMARI N, PARUI J, VARMA K B R, KRUPANIDHI S B. C-V studies on metal-ferroelectric bismuth vanadate ($Bi_2VO_{5.5}$)-semiconductor structure[J]. *Solid State Communications*, 2006, 137(10): 566–569.
- [15] CHEN H Y, WU J M. Characteristics of (Pb,Sr) TiO_3/ZrO_2 structures on Si and $SiON/Si$ substrates[J]. *Appl Phys Lett*, 2007, 90: 112907–1–3.
- [16] HUANG C H, TSENG T Y, CHIEN C H, YANG M J, LEU C C, CHANG T C, LIU P T, HUANG T Y. Electrical properties of metal-ferroelectric-insulator-semiconductor using sol-gel derived $SrBi_2Ta_2O_9$ film and ultra-thin Si_3N_4 buffer layer[J]. *Thin Solid Films*, 2002, 420–421: 377–381.
- [17] LEE S K, KIM Y T, KIM S I. Effects of coercive voltage and charge injection on memory windows of metal-ferroelectric-semiconductor and metal-ferroelectric-insulator-semiconductor gate structures[J]. *J Appl Phys*, 2002, 91(11): 9303–9307.
- [18] CHAU R, BRASK J, DATTA S, DEWEY G, DOCZY M, DOYLE B, KAVALIEROS J, JIN B, METZ M, MAJUMDAR A. Application of high-k gate dielectrics and metal gate electrodes to enable silicon and non-silicon logic nanotechnology[J]. *Microelectronic Engineering*, 2005, 80: 1–6.

(Edited by CHEN Can-hua)